

FIGURE 1




FIGURE 2

2MULT – CS2112 Compatible mode 2 independent multipliers





FIGURE 3A

4ADD32 – Sum of 4 32-bit inputs





FIGURE 3B

4ADD16 – Sum of 4 packed 16-bit inputs, sum of upper, lower 16-bits





FIGURE 3C

4MULT – 4 multipliers with pack 16-bit inputs





FIGURE 30

4MULTSUM – Sum of 4 multipliers





FIGURE 3E

4MULT2SUM – 2 Sums of 2 multipliers





FIGURE 3F

CMULT – 32-bit output complex multiply with 32-Bit accumulation input, Assumes real part in High 16-bits, imaginary in Low 16-bits





FIGURE 3 G

CMULT16 – Complex Multiplier with 16-Bit Packed data, and indepent delay path.
Assumes real part in High 16-bits, imaginary in Low 16-bits





FIGURE 3H

4FIR - 4 tap FIR filter





FIGURE 4





FIGURE 5






FIGURE 6

00000000000000000000000000000000





FIGURE 7



502-136.eps

FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

Feedback Paths




FIGURE 13